library verilog;
use verilog.vl_types.all;
entity demodulate_2FSK is
    port(
        clk             : in     vl_logic;
        rst             : in     vl_logic;
        x               : out    vl_logic;
        y               : in     vl_logic
    );
end demodulate_2FSK;
